Join thousands of book lovers
Sign up to our newsletter and receive discounts and inspiration for your next reading experience.
By signing up, you agree to our Privacy Policy.You can, at any time, unsubscribe from our newsletters.
Hierarchy Of Semiconductor Equations: Relaxation Limits With Initial Layers For Large Initial Data
part of the Mathematical Society Of Japan Memoirs series
- Binding:
- Paperback
- Pages:
- 120
- Published:
- July 1, 2011
- Dimensions:
- 246x173x10 mm.
Delivery:
2-4 weeks
Expected delivery: November 1, 2024
Description of Hierarchy Of Semiconductor Equations: Relaxation Limits With Initial Layers For Large Initial Data
With developments in semiconductor technology, several mathematical models have been established to analyze and to simulate the behavior of electron flow in semiconductor devices. This title provides a study of mathematical research on semiconductor equations.
User ratings of Hierarchy Of Semiconductor Equations: Relaxation Limits With Initial Layers For Large Initial Data
Rate this book
In order to rate this book you must be logged in.Others also bought..
Find similar books
The book Hierarchy Of Semiconductor Equations: Relaxation Limits With Initial Layers For Large Initial Data can be found in the following categories:
You can, at any time, unsubscribe from our newsletters.
© 2024 Tales
All packages are shipped from our warehouse in the UK.
Company address: Esromgade 15, 3. - 2200 - DK
Registered company number: DK43351621
