Join thousands of book lovers
Sign up to our newsletter and receive discounts and inspiration for your next reading experience.
By signing up, you agree to our Privacy Policy.You can, at any time, unsubscribe from our newsletters.
Improving Performance and Reducing Power with Hardware Acceleration - Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow
- Binding:
- Paperback
- Pages:
- 96
- Published:
- December 29, 2008
- Dimensions:
- 152x229x5 mm.
- Weight:
- 141 g.
Delivery:
1-2 weeks
Expected delivery: September 18, 2025
User ratings of Improving Performance and Reducing Power with Hardware Acceleration - Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow
Rate this book
In order to rate this book you must be logged in.Others also bought..
Find similar books
The book Improving Performance and Reducing Power with Hardware Acceleration - Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow can be found in the following categories: